ith the ever growing complexity of computer systems, test design and implementation has become a major stumbling block in the quest to develop and produce complex circuits at a reasonable cost. Current test generation algorithms [1]- [4] It has been known for some time [5] [6] [7] [8] [9] [10] [11] [12] [13] that integrated circuits may display bridging faults where one cell incorrectly affects the logic values in a different (but generally physically adjacent) cell. Early work on bridging faults [5] makes the assumption that bridging faults occur where two or more leads in a logic network are connected accidentally and that wired logic (i.e., either a wired OR a wired AND depending on the circuit technology) is performed at the connection. In CMOS bridging faults may not create an unwanted wired OR or wired AND gate, but may produce a signal that causes both the nMOS and pMOS networks in a gate to conduct simultaneously. The resulting signal level may be interpreted by succeeding circuits as a logic ZERO, a logic ONE, or both. Such behavior may be detected by monitoring the circuit current while testing [10] , [11] .
It was reported by Shen et al. [12] that in the design of an array multiplier, "the most prominent fault type is the bridging faults (30 percent)." Array multiplier production experience confirms the existence of bridging faults between adjacent cells in both bipolar [13] and CMOS implementations.
Although the problem of detecting bridging faults might seem to be similar to the problem of detecting pattern sensitive faults in memories [14] , there is greater similarity between bridging faults in logic arrays and coupling faults in memories [15] .
This paper follows conventions established in
McCluskey [16] Examination of a parallel multiplier illustrates the application of these proposed concepts to a two dimensional logic array. The structure of an array multiplier for a pair of N-bit positive numbers is shown by the block diagram of Figure 2 and the photomicrograph of Figure 3 
